

(1) Publication number:

0 349 236 A3

(12)

EUROPEAN PATENT APPLICATION

21 Application number: 89306443.6

(1) Int. Cl.5: **G06F** 15/78, G06F 1/14

2 Date of filing: 26.06.89

Priority: 28.06.88 JP 162093/88

Date of publication of application: 03.01.90 Bulletin 90/01

Designated Contracting States:
 DE FR GB


Date of deferred publication of the search report: 21.08.91 Bulletin 91/34 Applicant: FUJITSU LIMITED 1015, Kamikodanaka Nakahara-ku Kawasaki-shi Kanagawa 211(JP)

72 Inventor: Fuse, Takeshi
3-41-2, Hiyoshihoncho Kohoku-ku
Yokohama-shi Kanagawa 223(JP)
Inventor: Tago, Osamu
Dai 3 Nakahara-ryo 207-go, 695
Shimokodanaka
Nakahara-ku Kawasaki-shi Kanagawa 211(JP)

Representative: Rackham, Stephen Neil et al GILL JENNINGS & EVERY 53-64 Chancery Lane London WC2A 1HN(GB)

(54) Reload-timer/counter circuit.

② A reload-timer/counter circuit provides a reload-timer function and a counter function commonly and selectively. The circuit comprises first (11), second (12), third (13), and fourth (14) registers. The third (13) and fourth (14) registers act as a control status register and a mode register, respectively. The first (11) and second (12) registers act in the reload-timer mode as a data register and a counter register, respectively, whilst in the counter mode, the first (11) and second registers (12) act as the counter registers. The different operating modes are selected by control means (16).



EP 0 349 236 A3

EUROPEAN SEARCH REPORT

Application Number

EP 89 30 6443

DOCUMENTS CONSIDERED TO BE RELEVANT Citation of document with indication, where appropriate, Relevant					CLASSIFICATION OF THE
tegory	Citation of document with of releva	Indication, where appropriate, ant passages		evant claim	APPLICATION (Int. Cl.5)
x	EDN, vol. 25, no. 18, October Colorado, US; H.D. BRYCE et module meet muP timing ner * Page 145, column 1, line 1 column 1, lines 21-24; column column 1, lines 11-14; tables	nt al.: "Versatile programmal eds" - column 2, line 6; page 148 in 2, lines 29-33; page 150,	ole	12-15	G 06 F 15/78 G 06 F 1/14
Υ	IDEM		10,1 16-1		
Α	IDEM _		4,6,	7	
X	EP-A-0 180 196 (HITACHI * Page 3, lines 4-9,19-24; pa page 7, lines 6-14; page 8, li page 19, lines 16-20; claims	ge 5, line 25 - page 6, line 2 nes 3-7; page 10, lines 7-15	;	12,19	
Y A	page 10, mas to 25, 5 to		10, 16- 6,7	18	
A	WESCON CONFERENCE R September 1980, pages 24/ HUSTON: "On-chip peripher and software" Page 5, column 2, line 46 -	1 (1-9), Anaheim, CA, US; B rals simplify system hardwa	. 19 re	5,16,	TECHNICAL FIELDS SEARCHED (Int. CL5) G 06 F 1 G 04 G 1 G 04 F 1
	The present search report has				Same
	Place of search The Haque	Date of completion of search 16 June 91			Examiner WEINBERG L.F.
Y A O P	CATEGORY OF CITED DOC: particularly relevant if taken alone particularly relevant if combined wi document of the same catagory technological background non-written disclosure intermediate document theory or principle underlying the li	UMENTS In another	the filing of the comment to the comment t	late cited in t cited for tthe sam	ment, but published on, or after the application other reasons e patent family, corresponding